METHOD OF FORMING CONDUCTOR WIRING PATTERN

BACKGROUND OF THE INVENTION

1. Field of the Invention

5

10

15

20

25

30

35

The present invention relates to a method of forming wiring. More particularly, the present invention relates to a method of forming wiring for electronic parts such as a semiconductor wafer, a wiring substrate and the like.

2. Description of the Related Art

There is provided a method of manufacturing a semiconductor device in which a rewiring pattern is formed on an electrode terminal formation face of a semiconductor wafer, an external connecting terminal is connected to the rewiring pattern and the semiconductor wafer is diced to individual pieces. Fig. 5 is a view showing a structure in which the face of the semiconductor wafer 10, on which the electrode terminal 12 is formed, is covered with the insulating layer 14, and the rewiring pattern 16, which is electrically connected to the electrode terminal 12, is formed on a surface of the insulating layer 14. Reference numeral 18 is a solder ball used as an external connecting terminal.

In the above method of manufacturing a semiconductor device, as it is necessary to form a fine rewiring pattern 16, a so-called "semi-additive" method by which a fine wiring can be formed is adopted so as to form the rewiring pattern 16.

Figs. 6(a) to 6(e) are views showing a conventional method in which the rewiring pattern 16 is formed by the semi-additive method. Concerning the method of forming the rewiring pattern, refer to the United States Patent No. 6,200,888 (corresponding to Japanese Unexamined Patent Publication No. 2001-28371), Japanese Unexamined Patent Publication No. 2001-127095 and Japanese Unexamined Patent Publication No. 2001-

53075. Fig. 6(a) is a view showing a state in which an electrode formation face of the semiconductor wafer 10 is covered with the insulating layer 14 made of polyimide and the surface of the insulating layer 14 is coated with a seed layer 20 used for plating. The seed layer 20 can be formed by means of sputtering copper. In this connection, in order to improve the adhesion property of the wiring pattern to the insulating layer 14, chromium having an excellent adhesion property with respect to the insulating layer 14 is first sputtered and then copper is sputtered so as to form the seed layer 20.

5

10

15

20

25

30

35

Fig. 6(b) is a view showing a state of forming the resist pattern 22 on which the seed layer 20 is exposed. This seed layer 20 is formed, in a portion in which the wiring pattern is to be formed, by coating a surface of the seed layer 20 with photosensitive resist and exposing and developing it. Reference numeral 20a is an exposed portion of the seed layer 20.

Fig. 6(c) is a view showing a state in which electrolytic copper plating is performed when the seed layer 20 is used as an electricity feeding layer for plating, and the conductor 24 (copper plating), the width t of which is approximately 8μ , is formed by being heaped up in the exposed portion 20a. Fig. 6(d) is a view showing a state in which the resist pattern 22 is removed and the seed layer 20 coated with the resist pattern 22 is exposed. Fig. 6(e) is a view showing a state in which the seed layer 20, exposed onto the surface of the insulating layer 14, is etched so that the rewiring pattern 16 is formed.

Figs. 7(a) to 7(c) are views showing a conventional example in which, after the conductor 24 has been heaped up in the exposed portion 20a on the seed layer 20, nickel plating is performed when the seed layer 20 is used as an electricity feeding layer so as to form a barrier layer 26. Fig. 7(a) is a view showing a state in which the barrier layer 26 is formed on a surface of

the conductor 24. Fig. 7(b) is a view showing a state in which the resist pattern 22 is removed. Fig. 7(c) is a view showing a state in which the seed layer 20, formed on the surface of the insulating layer 14 and exposed to the outside, is removed and the rewiring pattern 16 is formed.

5

10

15

20

25

30

35

In the above case in which the rewiring pattern 16 is formed on the electrode terminal formation face of the semiconductor wafer, in the case where the wiring pattern is formed by the semi-additive method, the seed layer is provided and then the conductor, which becomes a wiring pattern, is formed and an unnecessary portion of the seed layer is removed by means of etching. above example, the seed layer 20 exposed onto the surface of the insulating layer 14 is removed by means of etching. The thickness of the seed layer 20 is appoximately 1 μm or less, that is, the thickness of the seed layer 20 is very small. This means that the seed layer 20 can be easily removed by means of etching. Nevertheless, when the seed layer 20 is removed, the seed layer 20 is etched without coating the conductor 24 and the barrier layer 26 with resist or the like. The reason is that even when etching is conducted without protecting the conductor 24 by resist or the like, no problems are caused in the finished profile of the wiring pattern.

However, in the case where the pattern width and pattern interval of the rewiring pattern, which is to be formed on the electrode terminal formation face of the semiconductor wafer, and the pattern width and pattern interval of the wiring pattern, which is to be formed on the wiring substrate, become very small, such as not more than 20 μm , that is, in the case where the pattern width and pattern interval of the rewiring pattern and the wiring pattern are very fine, it becomes impossible to neglect that the conductor, which becomes a wiring pattern, is etched simultaneously when the seed layer is

```
etched.

Therefore, it becomes impossible to form a
                                                 etchea.

Wiring Pattern of Predetermined finished accuracy.
                                               in which the seed layer 20 and the conductor 24, which
                                                             Figs. 8(a) and 8(b) are views showing a state
                                              becomes the seed tayer of the case of
                                        5
                                            becomes a wiring pattern, are etched in the case of the girls of the seed layer 20.
                                           A broken line watting partern by etcning the seed law of the side of the
                                          Conductor 24 before etching is conducted. Fig. 8(a)
                                        conquetor 24 before etching is conqueted.

24 are nrowided. which the seed layer 20 and the conductor and rin which the seed in shows a case in which the conductor
                                       Shows a case in which the seed layer to and the conductor that harriar lavar 26
                                10
                                      seed layer 20, and rig. b(b) shows a case in which the barrier layer 26
                                     are provided.
                                  Surface When the seed layer 20 is etched, an outer the role of the conductor 24 is exposed to an etchant and the lower
                          15
                               etched.

Jayer Side to be case, there is a tendency for the eroded as compared with the upper lower arching is
                                           In this case, there is a tendency for the lower
                              Accordingly, as shown in the drawing, etching is
                            Performed in Such a manner that the width of the seed
                            Jayer 20 is reduced manner that the wiath or the seed when when the width of the conductor
                   20
                          layer 24. Therefore, even when the conductor 24 is
                         etched to a predetermined when the conquetor of the seed layer 20 is
                        etched to a predetermined width, the seed layer of the harrier laver 26 are made
                      excessively etched.

Which the conductor in the case shown in Fig. 8(b) in the dearne of ernsion caused by
                     of different metals, the degree of erosion caused by

which the conductor of different metals, the degree of erosion caused by
             25
                    etching on each layer is different.
                  etching on each layer is different.

of the Side of the Wiring Pattern cannot be formed
                  uniformly.
              caused by etching on the side of the conductor 24 in the nearlected in
             case of etching on the side of the conductor 24 in the nattern width of
      30
            Therefore, a profile
          which is small, that is, the pattern width of which is
         not more than 20 µm. Accordingly, there is caused a
       problem that the wiring pattern is over-etched and the finished to a predetermined size
      Pattern that the wiring pattern is over-etched and the whare atching is conntrolled to a predetermined the rolling an that the
35
     Pattern width cannot be this near to a preaetermine a so that the
    Wiring pattern cannot be over-etched, when intervals of
```

```
the seed layers 20 between the wiring Patterns are
                                                                                                                                                                                                                        decreased, the seed layer the wiring patterns are

and the wiring patterns

and the wiring patterns

and the wiring patterns
                                                                                                                                                                                                                  cannot be seed layer between the wiring patterns are
                                                                                                                                                                                                               electrically short-circuited.
                                                                                                                                                                              5
                                                                                                                                                                                                 wiring The above problems are caused when very time wiring substrate by the
                                                                                                                                                                                             s_{e_{m_i}} additive method.
                                                                                                                                                                                                            The present invention has been accomplished to solve
                                                                                                                                             10
                                                                                                                                                                           the above problems. It is an object of the present area to present
                                                                                                                                                                     the above problems.

of solving the provide a method of forming wiring capable

when a cam; conding capable
                                                                                                                                                               of solving to provide a method of wiring wiring capable substrate is formed the width of a semiconductor device
                                                                                                                                                         or a wiring the problem that, when a semiconductor device and the problem that, when a semiconductor device and the problem a predefermined size of a wiring
                                                                                                                                                    or a wiring substrate
pattern deviates from a predetermined wiath or a wil
is chifted and the
                                                                                                                                              Position of the wiring pattern is shifted from a market from a preaction of the wiring pattern is shifted from a the market from a 
                                                                                                                 15
                                                                                                                                        previously designed position. Is shifted from a forming of the bresent invention can bositively
                                                                                                                                   previously designed position.

forming wiring of the present invention can positively warm
                                                                                                                             form a highly accurate wiring pattern even when a very
                                                                                                                          fine Wiring Pattern is formed.
                                                                                    20
                                                                                                                                              According to the present invention, there is
                                                                                                            Provided a method of forming a conductor wiring pattern,
                                                                                                       comprising the following a conquetor wiring pa annary a first
                                                                                                 comprising the following steps or:

form; nr a garding on a surface of a substrate and also

insulating layer of a substrate and also
                                                                                            forming layer on a surface of a substrate and also forming layer.

thereon: light-exposing and devaloning the resin layer.
                                                        25
                                                                                      thereon; light-exposing and developing the second

TOTMING

TOTMIN
                                                                                thereon; insulating layer to form a pattern of grooves so that the
                                                                           first insulating layer to form a pattern or grooves so take the start of the start 
                                                                    Patterned grooves; forming a plating seed layer on the
                                                                Patterned second insulating forming a plating seed layer on the forming inner surfaces of the
                                                        second insulating layer including inner surfaces of the blating seed laver except for portions of the batter
                           30
                                                    patterned grooves and then plating seed and then forming a resist pattern or nortions of the pattern or nortions of the pattern by
                                               The plating seed an electrolytic plating using the plating seed with a conductor by laver as a
                                         grooves;
an electrolytic plating using grooves with a conquetor by laver: and removing the plating seed layer as a
                                   an electrolytic plating using the plating seed layer as exposed on the surface of
35
                             Also removing the seed layer exposed on the surface of
                         the second insulating layer exposed on the surrace of the surrace 
                  consisting of conductors remained in the pattern grooves.
```

A plurality of different metal layers are used as the conductor, when the pattern grooves are filled with the conductor by the electrolytic plating. The plurality of different metal layers are at least two metal layers consisting of a copper base layer and a nickel barrier layer.

The first insulating layer is composed of a photosensitive insulating resin; after the first insulating layer is light-exposed and developed to form an opening, through which a first wiring pattern formed on the substrate is to be electrically connected to a second wiring pattern to be formed on the first insulating layer, the first insulating layer is heated and hardened.

A semiconductor wafer is used as the substrate, the semiconductor wafer has an electrode terminal forming surface, on which the first insulating layer and the second insulating layer are formed, and the wiring pattern which electrically connected with electrode terminals of the semiconductor wafer is formed.

BRIEF DESCRIPTION OF THE DRAWINGS

5

10

15

20

25

30

35

Figs. 1(a) to 1(h) are schematic illustrations showing a method of forming wiring of the present invention;

Fig. 2 is an enlarged sectional view showing the formation of a wiring pattern;

Figs. 3(a) to 3(f) are schematic illustrations of forming a rewiring pattern on an electrode terminal formation face of a semiconductor wafer by a method of forming wiring of the present invention;

Figs. 4(a) to 4(e) are schematic illustrations showing a method of forming a multi-layer wiring substrate by a method of forming wiring of the present invention;

Fig. 5 is a sectional view showing a state in which a rewiring pattern is formed on an electrode terminal formation face of a semiconductor wafer;

Figs. 6(a) to 6(e) are schematic illustrations showing a method of forming a wiring pattern by the semiadditive method;

Fig. 7(a) to 7(c) are schematic illustrations showing another method of forming a wiring pattern; and

Figs. 8(a) and 8(b) are schematic illustrations showing a state in which a side of a conductor, which becomes a wiring pattern, is etched.

5

10

15

20

25

30

35

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Referring to the accompanying drawings, preferred
embodiments of the present invention will be explained in
detail as follows.

Figs. 1(a) to 1(h) are schematic illustrations showing a method of forming wiring of the present invention, i.e., a basic manufacturing process of forming a wiring pattern on a substrate 40 such as a semiconductor wafer or a wiring substrate. The method of forming wiring of the present invention is characterized in that: when a wiring pattern is formed on a semiconductor wafer or substrate such as a wiring substrate, the wiring pattern is formed by using an insulating layer composed of a two layer structure including a first and a second insulating layer.

Fig. 1(a) is a view showing a state in which the first insulating layer 41 is formed on a surface of the substrate 40. The insulating layer 41 can be formed by laminating a photosensitive resin film (for example, a polyimide film). The first insulating layer 41 is provided for the object of electrically insulating electrode terminals and wiring patterns, which are arranged on the substrate 40, from wiring patterns formed above the substrate 40. When necessary, on the first insulating layer 41, there are provided openings for electrically connecting the electrode terminals or the wiring patterns, which are formed on a surface of the substrate, with the wiring patterns which are formed on a surface of the first insulating layer. After

predetermined processing has been conducted on the first insulating layer 41, it is heated and hardened.

Fig. 1(b) is a view showing a state in which the second insulating layer 42 is formed on a surface of the first insulating layer 41. The second insulating layer 42 is formed by laminating a photosensitive film made of a resin such as polyimide. In this connection, both the first insulating layer 41 and the second insulating layer 42 can be formed by laminating resin films. Except for that, the first insulating layer 41 and the second insulating layer 42 can also be formed when photosensitive resin having an electrical insulating property is coated by a predetermined thickness. That is, the method of forming the first insulating layer 41 and the second insulating layer 42 is not restricted to the above specific embodiment.

10

15

20

25

30

35

Fig. 1(c) is a view showing a state in which the second insulating layer 42 is exposed and developed and the pattern groove 44 is formed according to a predetermined wiring pattern to be formed on a surface of the first insulating layer 41. In this connection, Fig. 1(c) is a view showing a cross section taken in the direction perpendicular to the longitudinal direction of the wiring pattern. Since the first insulating layer 41 has been heated and hardened, when the second insulating layer 42 is exposed and developed, only the second insulating layer 42 is patterned, and the first insulating layer 41 is exposed onto the bottom face of the pattern groove 44.

Fig. 1(d) is a view showing a state in which the seed layer 46 used for plating is formed on the surface of the second insulating layer 42 including the inner face of the pattern groove 44. The seed layer 46 is formed so that it can be used as an electricity feeding layer for plating. Therefore, the thickness of the seed layer 46 may be small, that is, the thickness of the seed layer 46 may be formed so that it cannot be more than 1

 μm . The seed layer 46 can be formed by the method of electroless plating, sputtering, vapor-deposition or the like.

Fig. 1(e) is a view showing a state in which photosensitive resist is coated on the surface of the seed layer 46 and then exposed and developed so as to form the resist pattern 48 from which a portion (pattern groove) on the surface of the seed layer 46, in which the wiring pattern is to be formed, is exposed.

5

10

15

20

25

30

35

Fig. 1(f) is a view showing a state in which electrolytic copper plating and electrolytic nickel plating are conducted in this order while the seed layer 46 is used as an electricity feeding layer for plating, so that the conductor 52 including the copper plating layer 50 and the barrier layer 51 composed of the nickel plating layer can be formed in the pattern groove 44. The copper plating layer 50 is formed so that the copper plated portion can be heaped up in the pattern groove 44 by electrolytic plating in which the seed layer 46 is used as an electricity feeding layer for plating.

The conductor 52 formed in the pattern groove 44 is formed in such a manner that the copper plating is heaped up to substantially the same thickness as that of the second insulating layer 42 or the copper plating is heaped up to double the thickness of the second insulating layer. In other words, the second insulating layer 42 is formed to the substantially same thickness as that of the wiring pattern to be formed or the second insulating layer 42 is formed to half the thickness of the wiring pattern to be formed.

Fig. 1(g) is a view showing a state in which the resist pattern 48 is removed so that the seed layer 46 on the surface of the second insulating layer 42 is exposed to the outside. Fig. 1(h) is a view showing a state in which the seed layer 46 on the surface of the second insulating layer 42 is removed by means of etching and the wiring pattern 52a including the conductor 52,

composed of the copper plating layer 50 and the barrier layer 51, is formed.

Since the thickness of the seed layer 46 is much smaller than that of the conductor 52 filled into the pattern groove 44, when the seed layer 46 is removed by means of etching, etching may be conducted without protecting the conductor 52, which is filled into the pattern groove 44, by resist or the like.

5

10

15

20

25

30

35

Fig. 2 is an enlarged view of the wiring pattern 52a shown in Fig. 1(h). According to the wiring formation method of this embodiment, as the seed layer 46 is etched under the condition that the conductor 52 is filled into the pattern groove 44, when the seed layer 46 is etched, a side portion of the conductor 52 is protected by the second insulating layer 42 and is not exposed outside. Therefore, the side of the conductor 52 is not eroded by an etchant used in the process of etching. Accordingly, the wiring pattern 52a is formed according to the shape of the pattern groove 44 formed on the second insulating layer 42. There is no possibility that the width of the conductor 52 fluctuates or that the cross section of the conductor 52 is not formed uniformly in the process of etching the seed layer 46. Even when the conductor 52 is composed of laminations of different metals as in a case in which the conductor 52 composing the wiring pattern 52a is provided with the barrier layer 51, there is no possibility that the formation accuracy of the wiring pattern 52a is lowered.

According to the wiring formation method of this embodiment, the accuracy of the finished wiring pattern 52a is determined by the accuracy of the pattern groove 44 formed by exposing and developing the second insulating layer 42.

In the case of forming the wiring pattern by the semi-additive method, as shown in Figs. 6(a) to 6(e), the photosensitive resist is exposed and developed so as to form the resist pattern 22, and then the conductor 24 is

formed in the exposure portion 20a on the seed layer 20 Therefore, the thickness heaped up by means of plating. of the photosensitive resist is larger than that of the conductor 24. On the other hand, the thickness of the second insulating layer 42 used in the wiring formation method of this embodiment is the same as that of the wiring pattern 52a or smaller than the thickness of the wiring pattern 52a. Therefore, the accuracy of the pattern groove 44 in the case of exposing and developing the second insulating layer 42 is higher than the accuracy of the conventional wiring pattern which is formed by exposing and developing the resist. according to the present embodiment, it is possible to form a wiring pattern finer than that formed by the conventional semi-additive method.

5

10

15

20

25

30

35

Since the conductor 52 forming the wiring pattern 52a is filled into and held by the pattern groove 44, it can be stably held. Therefore, even when a very fine wiring pattern, the pattern width and the pattern interval of which are respectively not more than 20 μm , is formed, it is possible to prevent the occurrence of short circuit of the wiring pattern 52a and form a highly accurate wiring pattern.

Figs. 3(a) to 3(f) are views showing a method of forming a semiconductor device by utilizing the rewiring pattern 16 on the electrode terminal formation face of the semiconductor wafer 10 by the wiring formation method described above.

Fig. 3(a) is a view showing a state in which the first insulating layer 41 is formed on the electrode terminal formation face of the semiconductor wafer 40. In order to electrically connect the rewiring pattern with the electrode terminal 12, the opening hole 41a is formed on the first insulating layer 41 agreeing with a position at which the electrode terminal 12 is arranged. The first insulating layer 41 is formed in such a manner that, for example, a photosensitive resin film is

laminated and exposed and developed so as to form the opening 41a, and then the resin film is heated and hardened.

5

10

15

20

25

30

35

Fig. 3(b) is a view showing a state in which the second insulating layer 42 is formed on the first insulating layer 41 and exposed and developed so as to form the pattern groove 44 for forming the rewiring pattern. A surface of the first insulating layer 41 is exposed onto the bottom face of the pattern groove 44. The view is taken from a direction parallel with the longitudinal direction of the rewiring pattern.

Fig. 3(c) is a view showing a state in which the seed layer 46 used for plating is formed by means of sputtering of copper and the resist pattern 48 is formed so that a portion (pattern groove) on the seed layer 46, in which the wiring pattern is formed, can be exposed. The seed layer 46 is formed so that the inner face of the pattern groove 44, the inner face of the opening 41a and the surface of the second insulating layer 42 can be coated with the seed layer 46. In order to improve the adhesion property of the first insulating layer 41 to the wiring pattern, it is possible to adopt a method in which chromium is first sputtered and then copper is sputtered so that two layer structure is formed on the seed layer The seed layer 46 is formed so that the thickness can be very small, that is, the seed layer 46 is formed so that the thickness can be not more than 1 μm .

Fig. 3(d) is a view showing a state in which electrolytic copper plating is conducted while the seed layer 46 is being used as an electricity feeding layer for plating and the copper plating layer 50 is heaped up by plating in an exposed portion of the seed layer 46. The thickness of the copper plating layer 50 is determined to be a value at which the pattern groove 44 is filled with the copper plating layer 50. Reference numeral 51 is a barrier layer provided so that it can coat a surface of the copper plating layer 50. As

described above, a primary portion of the conductor 52 filled into the pattern groove 44 is composed of the copper plating layer 50 and the barrier layer 51. In this connection, the barrier layer 51 is appropriately provided, and the metal used for the barrier layer 51 may be appropriately selected.

5

10

15

20

25

30

35

Fig. 3(e) is a view showing a state in which the resist pattern 48 is removed and the seed layer 46 exposed onto the surface of the second insulating layer 42 is removed by means of etching so that the wiring pattern 52a is formed. In the pattern groove 44, the wiring pattern 52a composed of the conductor 52 is formed, that is, the rewiring pattern 16 is formed. The rewiring pattern 16 is formed on a surface of the first insulating layer 41 under the condition that the rewiring pattern 16 is electrically connected with the electrode terminal 12 of the semiconductor wafer 10.

Fig. 3(f) is a view showing a state in which a face, on which the rewiring pattern 16 is formed, is coated with the protective film 43 made of solder resist and the land 16a to be connected with the external connecting terminal is exposed onto the outlet end side of the rewiring pattern 16. When the land 16a is connected with an external connecting terminal such as a solder ball, it is possible to provide a semiconductor device in which the electrode terminal 12 and the external connecting terminal are electrically connected with each other via the rewiring pattern 16.

In this embodiment, the conductor 52 is filled into the pattern groove 44 provided on the second insulating layer 42. When the exposed portion on the seed layer 46 is etched, the side of the conductor 52 is protected by the second insulating layer 42, so that it is not exposed outside. Therefore, the rewiring pattern 16 can be formed according to the profile of the pattern groove 44 provided on the second insulating layer 42. Accordingly, even when a very fine rewiring pattern 16 is formed, it

```
is possible to form a highly accurate rewiring pattern
                                                                                                                                      Figs. 4(a) to 4(e) are views showing an example in
                                                             which the method of forming wiring of a multing of the present
                                                                                 which the method of forming wiring of the present layer a multi-layer of a
                                                                                                Invention is applied to manufacturing of a multi-layer in fig. 4(a) is a view showing a state in all a substrate. Which a surface.
                                                                                                                  Wiring substrate.

Fig. 4(a) is a view showing a state;

Wiring substrate.

Fig. 4(a) is a view showing a state;

Which the wiring pattern the first.

Is coated with the first.

Is coated with the first.

Which a substrate 60 is formed.
                                                                                                                                      which a surface on which the opening 41a is formed at a core substrate 60 is and the opening 41a is formed insulating
                                                                                                                                                          core substrate 60 is formed the opening 41a is formed at a ring nattern 62.

core substrate 41a and the wiring nattern formed insulating agreeing with the wiring nattern agreeing with the first at a list coated with the wiring nature.
                                                                                                                                                                         insulating layer 41 and the wiring pattern first insulating agreeing with the in which the first position agreeing a state in which the first insulation agreeing with the insulation agreeing with the insulation agreeing which the insulation agreeing with the insulation agreeing which the insulation agree and the insulation agreeing which the insulation agree and the insulation agreeing which the insulation agreeing which the insulation agree and the insulation agree agree agreement agr
                                                                                                                                                                                              position agreeing with the wiring pattern 62. insulating a state in which the first ring pattern 62. Insulating pattern 62. insulating first insulating a ring which the first ring pattern 62. Insulating pat
                                        16.
                                                                                                                                                                                                            is a view snowing a state in which the second insulating with the second insulating a state in which the second insulating is a view snowing a state in which the second insulating at a layer a layer when a character is a view a character in which the second insulating is a view snowing a state in which the second insulating is a view showing a character in which the second insulating is a view showing a character in which the second insulating which the second insulating a state in which the second insulating a state in
                                                                                                                                                                                                                                    layer 41 is coated with the second layer 42. Fig. astronomical astate in which the second nattern is a view showing and development of that the nattern is a view of the second and development of that the nattern and layer are a view showing and development of that the nattern are a view showing and development of the view of the
                                                                                                                                                                                                                                                     Is a view snowing a state in which the second insulating the pattern as that the pattern as the formed and developed so that is formed is a view is exposed and the wiring partern is formed and the wiring partern is formed.
5
                                                                                                                                                                                                                                                                          Layer 44 for forming the wiring pattern is formed.
                                                                                                                                                                                                                                                                                                                                                                                   Te 44 TOT TOTMING the wiring pattern is Totmed. the showing a state in which the showing a state in the the showing a state in the the showing a state in the the showing a state in which the showing a state in the showing a state in the showing a state in the showing a showing 
                                                                                                                                                                                                                                                                                                             Fig. 4(d) 15 a view snowing a state in which the wiring connected with the seed laver wiring pattern 62 is formed in such a manner that the seed wiring pattern 62 is
                                                                                                                                                                                                                                                                                                                           wiring pattern formed in such a manner that the seed layer pattern formed on a surface of the second incide in such a har coronal incide in such a pattern formed on a surface of the second incide in such a second in seco
                                                                                                                                                                                                                                                                                                                                                   pattern 62 is formed in such a manner that the seed layer that the
                                                                                                                                                                                                                                                                                                                                                                    40 15 tormed on a surface of the pattern of the second linear face of the pattern of the second linear face of the pattern of the send lave including an inner formed on a surface of the pattern of the send lave
                                                                            10
                                                                                                                                                                                                                                                                                                                                                                                      including an inner face of the pattern of the seed is in which the nattern arrows 44 the including an inner formed on a surface of arrows 44 is including an inner formed on the nattern arrows 44 the including an inner face of the pattern arrows 44 the including an inner face of the pattern arrows 44 the including an inner face of the pattern arrows 44 the including an inner face of the pattern arrows 44 the including an inner face of the pattern arrows 44 the including an inner face of the pattern of the seed layer
                                                                                                                                                                                                                                                                                                                                                                                                          resist pattern is tormed on a surface of the seed is tormed on the pattern groove at ing in which the pattern conner night on the pattern conner night of the that a portion in which alentrolytic conner night of the tormed that a portion is alentrolytic conner night of the tormed that a portion is alentrolytic conner night of the tormed that a portion is along the tormed that the 
                                                                                                                                                                                                                                                                                                                                                                                                                         so that a portion in which the pattern groove 44 ls is formed can be exposed, laver is heing used as an formed can while the seed laver is heing used.
                                                                                                                                                                                                                                                                                                                                                                                                                                                               conducted while the seed layer for plating so that the pattern layer plating so that the ronner conducted while the layer the conductor for made of conner electricity feeding with the conductor for a made of conner electricity feeding with the conductor for the conductor as a filled with the conductor for the conductor feeding with the conductor feeding with the conductor feeding with the conductor feeding with the conductor feeding 
                                                                                                                                                                                                                                                                                                                                                                                                                                          tormed can be exposed electrolytic copper plating a trong conducted while cond
                                                                                                                                                                      15
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                electricity feeding layer the conductor 64 made of the pattern the conductor 64 made of the conductor for plating so that the pattern for plating so the pattern for pl
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  groove 44 ls rilled with the conductor 64 made of co
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   plating, and the resist pattern is removed by means of the seed layer is removed by means of exposed portion of the seed layer.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 Ing. 4(e) is a view showing a state in which the
                                                                                                                                                                                                                                                              20
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           Lig. 4(e) is a view snowing a state in which the with 65 electrically connected with 65 electrically mathod as upper layer wiring pattern 64a is formed by the wiring pattern 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               upper layer wiring pattern 65 electrically connected wiring pattern 65 electrically the same method as the fix the wiring pattern 64a is formed numeral 411 is the fix the wiring pattern Reference numeral 411 is the fix the wiring pattern Reference numeral 411 is the fix the wiring pattern the wiring pattern above.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 the wiring pattern 64a is formed by the same method as the first Reference numeral 411 is the reference numeral the wiring pattern for Reference the wiring pattern f
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  that described above. Reference numeral 411 is the first reference numeral 411 is the formed above. Reference numeral 421 is the formed and reference numeral 421 is the first reference numeral 411 is the first reference numeral 421 is the first r
                                                                                                                                                                                                                                                                                                                                                        25
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        formed, and reference numeral 421 is the second the wiring pattern 64a and the nother reference numeral wiring pattern with each other insulating layer.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       insulating layer provided when the wiring pattern the second is the second formed, and reference numeral 421 is the second formed, and reference man with the second 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      etching.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       insulating layer.

The wiring pattern 64a and the with each other connected with each other pattern 65 are electrically connected with each other
                                                                                                                                                                                                                                                                                                                                                                                                                                                      30
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 35
```

through the vias 65a, and the wiring pattern 64a and the wiring pattern 62 are electrically connected with each other through the vias 64b.

As described above, even if the multi-layer wiring substrate is formed, when the insulating layer on which the wiring pattern is formed is composed of two-layer structure and the pattern groove is formed on the second insulating layer so as to form the wiring pattern, it is possible to form a very fine wiring pattern with high accuracy.

5

10

15

20

According to the method of forming wiring of the present invention, as described above, it is possible to form a fine wiring pattern with very high accuracy. Therefore, the method of forming wiring of the present invention can be preferably applied when a semiconductor device or wiring substrate, the wiring pattern of which must be formed with high accuracy, is manufactured. Accordingly, it is possible to provide a highly accurate and reliable semiconductor device or wiring substrate.

It will be understood by those skilled in the art that the foregoing description relates to only some of preferred embodiments of the disclosed invention, and that various changes and modifications may be made to the invention without departing the sprit and scope thereof.